Job Description: Engineer will be responsible for
Phiscal Design (Auto Place and Route) on complex SOCs
Static Timing Analysis
Automation (tcl/perl)
Layout Verification
Qualifications
This req is being...
↧